*Fixed timing of HALT instruction.*Optimised all Z80 memory reads, one instruction and cycle shorter.*Optimised DEC opcodes.*Optimised SBC A/HL opcode.*Optimised CPI, CPD, CPIR & CPDR opcodes.
